Technique for Efficient Evaluation of SRAM Timing Failure